Reference Flow

Reference Flow

SMIC offers multiple comprehensive reference flows based on different leading-edge EDA solutions. These reference flows enable customers to set up their own design environments and convert designs from RTL to GDSII with simple steps, significantly reducing the time to production.

These reference flows are jointly developed by SMIC's reference flow team and leading-edge EDA companies including Cadence, Synopsys, etc.

Currently, SMIC offers reference design flow services for logic designs and complex SoC designs based on different EDA vendor design environments. Reference design guidelines for the 0.11μm and 55nm half-node processes are also available from SMIC.

For specific information on reference design flows, please select from the menus below.

Document

Edition

28um

SMIC- Cadence Reference Flow 6.0

Download

SMIC- Synopsys Reference Flow 6.0

Download

40um

SMIC- Cadence Reference Flow 5.1

Download

SMIC- Synopsys Reference Flow 5.1

Download

65um

SMIC- Cadence Reference Flow 4.0

Download

SMIC- Synopsys Reference Flow 4.0

Download

90um

SMIC- Cadence Reference Flow 3.2

Download

SMIC- Synopsys Reference Flow 3.2

Download

0.13um

SMIC- Cadence Reference Flow 2.1

Download

SMIC- Synopsys Reference Flow 2.1

Download

For more information, please contact your account manager or login to SMIC Now.

Other Pages Of Design Support

Other Pages Of Services