Overview
Libraries
IP
ASIC Design
EDA
Multi-Project Wafer Service




































ASIC Design
 
As part of our integrated design support to help customers implement their designs with ease and achieve a shorter time to market, SMIC offers ASIC design services from taking in design specifications, RTL or gate-level netlist, to GDSII file generation.

We have taped out numerous multimillion gates chips with first silicon success. Our backend design team can now take customer's RTL to GDS and tackle the timing closure, signal integrity, power integrity, design for manufacturability issues with proven flow and methodologies.

SMIC ASIC service also provides turnkey service which includes front end design, back end design, mask tooling, wafer manufacturing, circuit probing, packaging, final testing, and logistics to deliver the parts. We have an experienced team and partners to offer the best services to the customer.

In addition to strong support from SMIC, customers worldwide can tap into our global network of more than 20 Design Services Partner Alliance (DSPA) partners for design implementation services. Our DSPA partners are located in the United States, Taiwan, China, Japan, Korea and Europe.

SMIC currently offers design implementation services for logic, mixed-signal and embedded non-volatile memory technologies at the 0.35¦Ìm to 0.13¦Ìm nodes.

The ASIC design services available at SMIC include:
Logic-level implementation
Circuit audits and simulations
Synthesis
SCAN insertion and ATPG
Place-and-Route
RC extraction
Delay calculation
Static timing analysis
Formal verification
Physical verification


Our technology file support for customers covers the following:
Category File Type 90nm 0.13¦Ìm 0.15¦Ìm 0.18¦Ìm 0.25¦Ìm 0.35¦Ìm
DRC/LVS Calibre (Mentor Graphics)
Dracula (Cadence)  
Hercules (Synopsys)
Assura (Cadence)
RC Extraction StarRCXT (Synopsys)
HyperExtract (Cadence)  
Fire & Ice (Cadence)
Dracula LPE (Cadence)  
Assura RCX (Cadence)
xCalibre (Mentor Graphics)
APR Astro (Synopsys)
SE (Cadence)
First En (Cadence)
Magma (Magma)    
Layout Virtuoso (Cadence)
Laker (Silicon Canvas)
IC Station (Mentor Graphics)      
Available

For more information, please login SMIC Now or contact us at Design_Services@smics.com.

   Contact Us  |   Site Map  |  Legal Notice  |  »¦ICP±¸020542 ©2005 SMIC; Best viewed in IE5.5+ and screen 1024X768